Admin Favorite: Famicom
🔑 Login
📝 Register
MENU
HOME
DATABASE
COMPANIES
TYPES
DOWNLOAD
BIRTHDAY
BOOKS
CONTACT
ℹ️ Info
💾 ROM
✏️ Edit
📤 Upload
Edit the information for
Jaguar II
NAME
E-MAIL
Actual Entry (non editable)
Jaguar II (c) 1992 Octek The Jaguar II is a high-performance Baby AT motherboard manufactured by Octek around 1991/92. Positioned as a premium desktop solution during the mainstream adoption of 32-bit computing, it features an Intel or AMD 80386DX microprocessor running at clock speeds of 25 MHz or 33 MHz. The board is built around a robust multi-chip core logic chipset (typically from Symphony or Forex) and includes a dedicated socket for an Intel 80387DX or Weitek 3167 math co-processor. It features six 16-bit ISA slots, two 8-bit ISA slots, and a flexible memory subsystem supporting up to 32 MB of RAM via eight 30-pin SIMM sockets. Designed for demanding power users and early network servers, it also includes discrete direct-mapped cache sockets capable of holding up to 128 KB or 256 KB of high-speed static RAM (SRAM) to accelerate CPU memory access. - TRIVIA - The Cache Controller Jump: The Jaguar II relied heavily on its external SRAM cache controller to eliminate CPU wait states. For many budget clones of the era, omitting this cache caused a 20% to 30% performance drop, making the Jaguar II a highly sought-after board for early CAD software and heavy compiler work. The Symphony Chipset Legacy: It utilized early versions of the Symphony "Wagner" or Forex chipsets, which were famous among hardware enthusiasts for allowing aggressive RAM timing tweaks and memory interleaving directly inside the AMI BIOS setup screen. - SOURCES - Machine's Bios.
Your Changes (editable)
Jaguar II (c) 1992 Octek The Jaguar II is a high-performance Baby AT motherboard manufactured by Octek around 1991/92. Positioned as a premium desktop solution during the mainstream adoption of 32-bit computing, it features an Intel or AMD 80386DX microprocessor running at clock speeds of 25 MHz or 33 MHz. The board is built around a robust multi-chip core logic chipset (typically from Symphony or Forex) and includes a dedicated socket for an Intel 80387DX or Weitek 3167 math co-processor. It features six 16-bit ISA slots, two 8-bit ISA slots, and a flexible memory subsystem supporting up to 32 MB of RAM via eight 30-pin SIMM sockets. Designed for demanding power users and early network servers, it also includes discrete direct-mapped cache sockets capable of holding up to 128 KB or 256 KB of high-speed static RAM (SRAM) to accelerate CPU memory access. - TRIVIA - The Cache Controller Jump: The Jaguar II relied heavily on its external SRAM cache controller to eliminate CPU wait states. For many budget clones of the era, omitting this cache caused a 20% to 30% performance drop, making the Jaguar II a highly sought-after board for early CAD software and heavy compiler work. The Symphony Chipset Legacy: It utilized early versions of the Symphony "Wagner" or Forex chipsets, which were famous among hardware enthusiasts for allowing aggressive RAM timing tweaks and memory interleaving directly inside the AMI BIOS setup screen. - SOURCES - Machine's Bios.
Explain Your Changes (required!)
Select Captcha:
